This is the mail archive of the
cygwin
mailing list for the Cygwin project.
Re: Shares with strange ACL settings
- From: Achim Gratz <Stromeko at nexgo dot de>
- To: cygwin at cygwin dot com
- Date: Sat, 15 Aug 2015 21:04:27 +0200
- Subject: Re: Shares with strange ACL settings
- Authentication-results: sourceware.org; auth=none
- References: <20150812155817 dot GN13029 at calimero dot vinschen dot de> <878u9g9y6b dot fsf at Rainer dot invalid> <20150812183220 dot GO13029 at calimero dot vinschen dot de> <87vbck8h92 dot fsf at Rainer dot invalid> <20150813163302 dot GB28349 at calimero dot vinschen dot de> <20150813175302 dot GD28349 at calimero dot vinschen dot de> <20150814082959 dot GE28349 at calimero dot vinschen dot de> <loom dot 20150814T125223-728 at post dot gmane dot org> <20150814134552 dot GG28349 at calimero dot vinschen dot de> <87bne8d1tm dot fsf at Rainer dot invalid> <20150815183126 dot GT28349 at calimero dot vinschen dot de>
Corinna Vinschen writes:
>> I've also tried to find out why the L3 cache is not reported for AMD in
>> cpuinfo. It seems the reason is that it is logically part of the
>> northbridge system, even if it is on-die and gets reported via CPUID.
>
> Ok, interesting. Still strange, isn't it?
In any case, it's not due to an inability to get at the cache sizes.
The code that fills those in has the sizes for all levels, but the cache
size structure that gets used in /proc/cpuinfo is filled from L2 on AMD
and L3 on Intel. If you need the full information on Linux you'd go to
/sys/devices/system/cpu or use one of the more specialized programs that
give you topology information anyway.
Regards,
Achim.
--
+<[Q+ Matrix-12 WAVE#46+305 Neuron microQkb Andromeda XTk Blofeld]>+
Wavetables for the Terratec KOMPLEXER:
http://Synth.Stromeko.net/Downloads.html#KomplexerWaves
--
Problem reports: http://cygwin.com/problems.html
FAQ: http://cygwin.com/faq/
Documentation: http://cygwin.com/docs.html
Unsubscribe info: http://cygwin.com/ml/#unsubscribe-simple